

information storage & processing



IBM 350 RAMAC, the first hard disk it stored about 4.4Mb wikipedia.org - "RAMAC"

first 256 **bit** static RAM. thenonist.com

traditional PC architecture



terminology

RAM

random access memory

ROM

read-only memory

access time & latency?


time between request for info & info returned

\$ / GB

primary figure of merit. most other things can be worked around

nonvolatility?

retains data without power



45nm SRAM die intel.com

every bit has a role

cache - reduce latency to main memory

small memories close to CPU

even faster than main memory

temp storage of frequently accessed items

SRAM / DRAM - main memory

blazingly fast, relatively large volatile!!

HDD - mass storage

higher latency enormous capacity, nonvolatile

flash

very fast, nonvolatile write endurance, price, capacity

removable

portability, backup

EDSAC / wikipedia.org



the need for hard disks & flash (tech)

volatility of semiconductor memories!

some sort of nonvolatile storage necessary why not just battery backup of SRAM?

cost per GB

SRAM/DRAM are too expensive Flash is too *borderline* too expensive cache RAM is more expensive


size & throughput

higher latency, but bandwidth is huge enormous sizes


endurance


essentially unlimited cycling radiation hard

punched cards are nonvolatile




price is the real advantage.






flash is competitive with HDD except for very large drives already true for smaller sizes for a long time (phone, tablet ...)



http://www.researchinchina.com/Htmls/Report/2008/3390.html


2005, http://www.storagesearch.com/semico-art1.html



Inflection point reached when cost of utility drops below HDD

Driving an increased rate of SSD adoption into PCs

Sometimes, we would trick the system into using RAM as a disk to avoid swapping floppies.




now RAM disks make a comeback ... and then flash

On to logic and memory ...

... we're going to need transistors


how a MOSFET transistor works

we need this for flash and logic. use electric field to suppress dopant carriers!




(use a single set supply voltage - forget amplification, just bi-stability)

the basics of Flash




writing



• ~7V to drain

pull e⁻ through channel

- ~12V to control gate / open channel injects e⁻ into floating gate through tunnel oxide
- floating gate now charged




• -9V to control

pinch off channel

- ~6V to source
- suck electrons out of floating gate into source Fowler-Nordheim tunneling

reading



- 5V to control
- IV to drain
- floating gate charged = channel is pinched off = "0"
- floating gate discharged = channel open = "I" presence of charge modulates I_{SD} !

pros & cons


- no mechanical limitations
 - Iower latency

= attractive for speed, noise, power consumption, reliability.

- cost/GB still higher (but decreasing rapidly!)
- finite number of erase/write (typically 10⁶ cycles guaranteed) unable to support an OS (swap!) warranties on flash-based disks trending ≥ HDD
- way too slow for main or cache memory.

S/D ram

- **SRAM** = static ram = store in the state of a flipflop or latch (bistable elements
- **DRAM** = dynamic ram = store via charge on capacitor (more common, simple)
- **FLASH** = store via charge on transistor gate
- **SRAM** = faster but less dense than DRAM (more parts)
- **DRAM** = denser but slower, needs refresh for charge



DRAM

a transistor and a capacitor are paired in a cell

this cell represents a single bit of data.

capacitor holds the bit of information -- a 0 or a 1

transistor acts as a switch

lets the control circuitry on the memory chip read the


capacitor or change its state.

http://irvs-embedded-projects.blogspot.com/2010/09/flash-memory-and-ram-random-access.html

One can also do this with resistors.

bistable resistor needed set state with voltage/current read with small current

can do this with magnets



MRAM

could be a true universal memory!

(problem:"sneak paths" in grid; diodes needed)

pic: research.ibm.com

Of course, there are details




Figure 2: Read and write principles of MRAM with various architectures: (a) Read (common principle); (b) Write in FIMS (Field Induced Switching) mode; (c) Write in Thermally Assisted Switching (TAS) mode; (d) Write in Current Induced Switching (CIS) mode)

pic: http://www.spintec.fr/spip.php?article53

in any of these cases ...

SRAM, DRAM are volatile memories


- bits are not held without power supply.
- generically, a grid addressing structure
- crossing lines: use 1 horz and 1 vert line to uniquely access any cell

MRAM is nonvolatile

- no refresh or power required to retain bits

• crossing lines are 'word' and 'bit' lines.

- decoder required every N² cells
- a word consists of several memory cells, each storing 1 bit
- each input and output data line connects to each cell in its column
- rd/wr connected to every cell
- when row is enabled by decoder, each cell has logic that stores input data bit when rd/wr indicates write outputs stored bit when rd/wr indicates read



CENTER FOR MATERIALS FOR INFORMATION TECHNOLOGY An NSF Science and Engineering Center

http://irvs-embedded-projects.blogspot.com/2010/09/flash-memory-and-ram-random-access.html

How to use transistors for logic?


- all mathematical operations can be derived from addition
- we can do general addition in binary
- thus, we can use HI/LO voltages as 1/0 for all math.
- What do you need? Switches, basically.
- transistor = voltage-controlled switch!
- All other Boolean logic gates (i.e., <u>AND</u>, <u>OR</u>, <u>NOT</u>, <u>XOR</u>, <u>XNOR</u>) can be created from a suitable network of <u>NAND</u> gates.
- Actually AND, OR, and NOT are enough for all logic functions
- A logic gate performs a logical operation on one or more logic inputs and produces a single logic output.
 - e.g., 1 AND 1 = 1

INPUT		OUTPUT
Α	в	A NAND B
0	0	1
0	1	1
1	0	1
1	1	0

pic/table: wikipedia

22


AND & NAND (negated AND) gates



pics/tables: wikipedia

Gate simulator: <u>http://www.neuroproductions.be/logic-lab/index.php?id=52</u>

All from NAND ... simple, modular construction




pics: wikipedia

Example computation: is the input equal to a certain value?

four signals A-D, each is one bit (hi/lo or 1/0) as a group: four digit binary number DCBA.

say we want to detect when these four digits form a certain value e.g., is DCBA= $0101_2=5_{10}$

need four inputs, two inverters (NOT), and three ANDs



http://knol.google.com/k/max-iskram/digital-electronic-design-for-beginners/1f4zs8p9zgq0e/23#

Example computation: addition

Computers are adding machines subtract = add with invert multiply by serial addition all math can be derived from adding

The circuits they use are based on the **half-adder**.

This incorporates with the rules for binary addition

```
0 + 1 = 1
1 + 0 = 1
1 + 1 = 0 carry 1
```


binary review 3 2 I 0 digit $2^{3} 2^{2} 2^{1} 2^{0}$ power of 2 I 0 I I binary decimal: $1 \cdot 2^{3} + 0 \cdot 2^{2} + 1 \cdot 2^{1} + 1 \cdot 2^{0}$


The gate needs two outputs, a **sum** and a **carry**.

```
sum is the output of an XOR gate (we can't have 1 + 1 = 1, ruins carry)
```

carry output is an AND gate.


http://www.antonine-education.co.uk/Electronics_AS/Electronics_Mod2/topic_2_1/using_nand__or_nor_gates_to_make.htm





Input A	Input B	Output Q
0	0	0
0	1	0
1	0	0
1	1	1

carry only non-zero if *both* inputs high, i.e., when needed



27 http://www.antonine-education.co.uk/Electronics_AS/Electronics_Mod2/topic_2_1/using_nand__or_nor_gates_to_make.htm


add except for carry to next digit, correct

A quick overview of information physics

power dissipation is a huge bottleneck for continuing Moore's law

what are the fundamental limits?

energy per bit = energy required to change state (aside from refresh, transistor power, etc)



say we want to store a bit physically.

just need 2 distinct potential states.

could be gravitational!

 $P \sim 10^{-14}$

thermal energy inducing accidental switch:

lcm

H atom, 2nm

somewhat impractical. stability criteria: energy diff ~40kT Shannon: energy per bit is **kT In2** as theoretical minimum we are *way* above this. but consider errors ...

say <1 per 10 years at 10¹⁰ operations per sec 10⁻²⁹ failure probability implied

at the minimum we have

$$e^{-\Delta E/k_BT} \sim 10^{-2k_BT\ln 2/k_BT} \sim 4\%$$
 not enough for thermal stability in real world

need energy diff of at least ~30 times this for proper stability i.e., want 40kT energy diff between states for stability ~I electron volt per charge (order of magnitude)

cap charged = I
$$\Delta {
m E} = {
m QV} = rac{1}{2}{
m CV}^2$$
 cap discharged = 0

I electron at 2V = 2eV/charge = 80kT at room temp!

probability of accidental switch ~ 10^{-43}

say 10¹⁰ transistors, cycling at 10GHz (charges/sec) after 10⁹ seconds (30 years), 10²⁹ operations

VERSUS 10⁻⁴³ failure rate! good enough?

(problem: statistical noise due to discrete charges) (if we use at least a 100, only ~10% stat noise)

up or down spin in a magnetic field
$$\begin{split} \Delta E &= 2 \mu_B B \\ \mu_B &\approx 60 \mu eV/T \end{split}$$
 stability requires field:
$$B \sim \frac{40 k_B T}{2 \mu_B} \sim \frac{0.5 eV}{60 \mu eV/T} \sim 8600T \\ permanent magnets ~ IT \end{split}$$

use more spins. 40nm cube ~ 10,000 spins

$$\mathsf{B}\sim \frac{40k_{\mathsf{B}}\mathsf{T}}{2\times 10^{4}\mu_{\mathsf{B}}}\sim 0.86T$$

doable! flip side: this is the *limit* for magnets

energy for storage is one thing. how much will we dissipate per clock cycle?

energy loss/step =
$$kT \frac{\min \text{time taken/step}}{\text{time/step actually taken}} = kT \frac{\max \text{speed}}{\text{actual speed}}$$

```
reason for speed throttling on processors ...
say 3GHz possible, run at 1GHz.
real step = 1ns, max ~0.3ns
kT ~ 25meV at 300K
```

$$\sim 8 \text{meV/step} \sim 10^{-12} \text{ W/comp} \sim 1 \text{mW/sec}$$

clearly not the main source of power dissipation ... a lot of room!

Recall from our radiation discussion ...

$$Q = 2\pi \frac{\text{total energy of oscillator}}{\text{rate of energy loss per radian}} = \omega_o \frac{\text{energy stored}}{\text{power loss}}$$

our computer is basically an oscillator ... say we have 10^9 bits, 40kT per bit: ~ 0.1nJ to store per cycle our loss is ~1pJ/s, frequency 1GHz

$$Q \sim (2\pi GHz) \frac{0.1nJ}{1pJ/s} \sim 10^{11}$$

comparing: about as good as a laser cavity, way better than most circuits.

fundamentally, we are fine for a while

from physics & information theory, not close to hard limits we are close to hard limits for our current specific technologies hard disks, RAM, FLASH, transistors in general

fundamentally new *technologies* are needed this may or may not require new fundamental science it *will* require fundamentally new engineering

How about hard disks?


how do hard disks work, more or less?



wikipedia.org - "Hard_Disk"

spinning (~10⁴ rpm) part holds data. sliding part reads and writes data.

hard disk drives




8 Gbit 1" drive for cameras

160 Gbit 2.5" perpendicular drive for laptops

images from M. Coey

media basics



Hard disk tiny magnetized regions direction (N/S) stores bit magnetic sensor reads bits

LP records tiny bumps needle moves

pits store bits

optical reflectivity

actual record grooves



actual CD surface

CDs


media basics

hard disk platters are round.

so how is data arranged?

tracks = concentric circles
sectors = wedge of a track


sector has fixed # bytes



@2000 How Stuff Works



media basics




CoCrPt alloy

platters - Al or glass substrate


typical magnetic region

~200-250 nm wide, ~25-30 nm down-track

100 billion bits (Gigabits) per in²




reading and writing basics



reading and writing basics


(perpendicular recording)

Jimmy Zhu, Materials Today, July/Aug 2003




soft underlayer becomes part of the flux guide ... careful concentration of flux ...

read head (and its reflection)



positioning basics

- current powers voice coil[†]
- field generated moves head L or R
- more precise than stepper motor




IBM 62PC "Piccolo" HDD, ~1979 - an early 8" disk



wikipedia.org - "Hard_Disk"

[†] this is the same way a speaker cone moves

why magnets?



magnets remember their state once magnetized, they stay that way

with a little bit of energy, we can control them switch from N to S

why magnets?

what happens when you break a magnet?

you get two magnets






now: do this 25 more times

→ 33 million magnets, all 50nm across

about 1,000 times thinner than a hair

we can make *really tiny* magnets smaller is *better*, to a point

The incredible shrinking bit! Predicted relative sizes of HDD storage bits



so what's the problem?

at some point, they are no longer stable

heat makes them 'wiggle' like drops of water on a griddle

bits are no longer reliable

so we need stronger magnets which need more field to magnetize ... which needs more power



HUGE challenge in nanoscale materials science!

power consumption is not an advantage

latency ...

fundamental limits of magnetism & thermal stability?